sse 4.1, 4.2 different from sse 4a
Gil Dabah
arkon at ragestorm.net
Sat Aug 18 15:15:45 PDT 2007
Thanks for clarification.
Peter Johnson wrote:
> On Sat, 18 Aug 2007, dfeustel at mindspring.com wrote:
>
>
>> So sayeth xbit labs in its latest article on the AMD K10 microarchitecture at
>> http://www.xbitlabs.com/articles/cpu/display/amd-k10_10.html. I'm not sure
>> that I agree with xbit about this. What do you think?
>>
>
> You're right; they're indicated by different CPUID bits (SSE4.1 and 4.2
> are ECX bits 19 and 20 for EAX=0x0001; SSE4a is ECX bit 6 for
> EAX=0x80000001). I'll fix yasm. Not a big deal in the short term of
> course; it only affects CPU xxx directive processing.
>
> Thanks,
> Peter
> _______________________________________________
> yasm-devel mailing list
> yasm-devel at tortall.net
> http://cvs.tortall.net/mailman/listinfo/yasm-devel
>
>
More information about the yasm-devel
mailing list